32Mb Async. FAST SRAM Specification

NETSOL

Document Title
2Mx16 & 4Mx8 Bit Asynchronous FAST SRAM

Revision History

Rev. No.	History	Draft Date	Remark
1.0	Final spec release	Nov. 2013	Final
1.1	Correct Typo on Page 3	Nov. 2018	Final

2Mx16 & 4Mx8 Bit Asynchronous FAST SRAM

Features

- Fast Access Time : 10, 15ns(Max)
- CMOS Low Power Dissipation
  Standby (TTL)   : 70mA (Max.)
          (CMOS) : 55mA (Max.)
  Operating : 120mA (10ns, Max.)
               100mA (15ns, Max.)
- Wide range of Power Supply
  - S6R32xxW1M : 1.65V ~ 3.6V Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation, No Clock or Refresh required
- Three State Outputs
- Data Byte Control(x16 Mode)
  LB : I/O0~ I/O7, UB : I/O8~ I/O15
- Standard 48FBGA Package pin configurations
- ROHS compliant
- Operating in Commercial and Industrial Temperature range

General Description

The S6R3216W1M and S6R3208W1M is a 33,578,432-bit high-speed Static Random Access Memory organized as 2M(4M) words by 16(8) bits. The S6R3216W1M (S6R3208W1M) uses 16(8) common input and output lines and have an output enable pin which operates faster than address access time at read cycle. And S6R3216W1M allows that lower and upper byte access by data byte control($\overline{UB}$, $\overline{LB}$). The device is fabricated using advanced CMOS process,6-TR based cell technology and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications.

The S6R3216W1M and S6R3208W1M are packaged in industry standard 48FBGA.

32Mb Asynchronous FAST SRAM Ordering Information

Density	Org.	Part Number	Vcc (V)	Speed		Package	TEMP
				tAA(ns)	tOE(ns)		
32Mb	2Mx16	S6R3216W1M-XC(I)10	2.5, 3.3	10	5	48 FBGA	C : Commercial Temperaure
			1.8	15	7	48 FBGA	I : Industrial Temperature
	4Mx8	S6R3208W1M-XC(I)10	2.5, 3.3	10	5	48 FBGA	
			1.8	15	7	48 FBGA	

Logic Block Diagram - S6R3216W1M (2M x 16)

Logic Block Diagram - S6R3208W1M (4M x 8)

48FBGA - S6R3216W1M, 2Mx16 - Top View

PKG Pin Configurations

	1	2	3	4	5	6
A	$\overline{LB}$	$\overline{OE}$	A_0	A_1	A_2	NC
B	I/O_8	$\overline{UB}$	A_3	A_4	$\overline{CS}$	I/O_0
C	I/O_9	I/O_{10}	A_5	A_6	I/O_1	I/O_2
D	Vss	I/O_{11}	A_{17}	A_7	I/O_3	Vcc
E	Vcc	I/O_{12}	NC	A_{16}	I/O_4	Vss
F	I/O_{14}	I/O_{13}	A_{14}	A_{15}	I/O_5	I/O_6
G	I/O_{15}	A_{20}	A_{12}	A_{13}	$\overline{WE}$	I/O_7
H	A_{18}	A_8	A_9	A_{10}	A_{11}	A_{19}

Pin Function

Pin Name	Pin Function
A_0 - A_{20}	Address Inputs
$\overline{WE}$	Write Enable
$\overline{CS}$	Chip Select
$\overline{OE}$	Output Enable
$\overline{LB}$	Lower-byte Control(I/O_0~I/O_7)
$\overline{UB}$	Upper-byte Control(I/O_8~I/O_{15})
I/O_0 ~ I/O_{15}	Data Inputs/Outputs
V_{CC}	Power
V_{SS}	Ground
NC	No Connection

48FBGA - S6R3208W1M, 4Mx8 - Top View

PKG Pin Configurations

	1	2	3	4	5	6
A	NC	$\overline{OE}$	A_0	A_1	A_2	NC
B	NC	NC	A_3	A_4	$\overline{CS}$	NC
C	I/O_0	NC	A_5	A_6	NC	I/O_4
D	Vss	I/O_1	A_{17}	A_7	I/O_5	Vcc
E	Vcc	I/O_2	A_{18}	A_{16}	I/O_6	Vss
F	I/O_3	NC	A_{14}	A_{15}	NC	I/O_7
G	NC	A_{21}	A_{12}	A_{13}	$\overline{WE}$	NC
H	A_{19}	A_8	A_9	A_{10}	A_{11}	A_{20}

Pin Function

Pin Name	Pin Function
A_0 - A_{21}	Address Inputs
$\overline{WE}$	Write Enable
$\overline{CS}$	Chip Select
$\overline{OE}$	Output Enable
I/O_0 ~ I/O_7	Data Inputs/Outputs
V_{CC}	Power
V_{SS}	Ground
NC	No Connection

NETSOL

Absolute Maximum Ratings*

Parameter		Symbol	Rating	Unit
Voltage on Any Pin Relative to VSS		V_{IN}, V_{OUT}	-0.5 to Vcc+0.5V	V
Voltage on Vcc Supply		V_{IN}, V_{OUT}	-0.5 to 4.6	V
Power Dissipation		P_D	1.0	W
Storage Temperature		T_{STG}	-65 to 150	°C
Operating Temperature	Commercial	T_A	0 to 70	°C
	Industrial	T_A	-40 to 85	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended DC Operating Conditions* (T$_A$=0 to 70°C)

Parameter	Operating Vcc(V)	Symbol	Min	Typ	Max	Unit
Supply Voltage	2.4 ~ 3.6	V_{CC}	2.4	2.5/3.3	3.6	V
	1.65 ~ 2.2	V_{CC}	1.65	1.8	2.2	
Ground		V_{SS}	0	0	0	V
Input High Voltage	2.4 ~ 3.6	V_{IH}	2.0	-	Vcc+0.3	V
	1.65 ~ 2.2	V_{IH}	1.4	-	Vcc+0.2	
Input Low Voltage	2.4 ~ 3.6	V_{IL}	-0.3	-	0.7	V
	1.65 ~ 2.2	V_{IL}	-0.2	-	0.4	

* The above parameters are also guaranteed for industrial temperature range.

DC and Operating Characteristics*(T_A=0 to 70°C)

Parameter	Symbol	Test Conditions		Min	Max	Unit
Input Leakage Current	I$_{LI}$	V$_{IN}$=Vss to Vcc		-2	+2	µA
Output Leakage Current	I$_{LO}$	$\overline{CS}$=V$_{IH}$ or $\overline{OE}$=V$_{IH}$ or $\overline{WE}$=V$_{IL}$ V$_{OUT}$=Vss to Vcc		-2	+2	µA
Operating Current	ICC	Min. Cycle, 100% Duty CS=VIL, VIN=VIH or VIL, IOUT=0mA	10ns	-	120	mA
			15ns	-	100	
Standby Current	I$_{SB}$	Min. Cycle, $\overline{CS}$=V$_{IH}$		-	70	mA
	I$_{SB1}$	f=0MHz, $\overline{CS}$≥Vcc-0.2V, V$_{IN}$≥Vcc-0.2V or V$_{IN}$≤0.2V		-	55	
Output Low Voltage Level	V$_{OL}$	Vcc=3.0V, I$_{OL}$=8mA (Case of Typical Vcc=3.3V)		-	0.4	V
		Vcc=2.4V, I$_{OL}$=1mA (Case of Typical Vcc=2.5V)		-	0.4	
		Vcc=1.65V, I$_{OL}$=0.1mA (Case of Typical Vcc=1.8V)		-	0.2	
Output High Voltage Level	V$_{OH}$	Vcc=3.0V, I$_{OH}$=-4mA (Case of Typical Vcc=3.3V)		2.4	-	V
		Vcc=2.4V, I$_{OH}$=-1mA (Case of Typical Vcc=2.5V)		1.8	-	
		Vcc=1.65V, I$_{OH}$=-0.1mA (Case of Typical Vcc=1.8V)		1.4	-	

* The above parameters are also guaranteed for industrial temperature range.

Capacitance*(T_A=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	TYP	Max	Unit
Input/Output Capacitance	C$_{I/O}$	V$_{I/O}$=0V	-	12	pF
Input Capacitance	C$_{IN}$	V$_{IN}$=0V	-	10	pF

* Capacitance is sampled and not 100% tested.

Test Conditions*

| Parameter	Value
Input Pulse Level	0 to 3.0V (Vcc=3.3V)
	0 to 2.5V (Vcc=2.5V)
	0 to 1.8V (Vcc=1.8V)
Input Rise and Fall Time	1V/1ns
Input and Output Timing Reference Levels	1.5V (Vcc=3.3V)
	1/2Vcc (Vcc= 1.8V or 2.5V)
Output Load	See Fig. 1

* The above parameters are also guaranteed at industrial temperature range.

Output Load(A)

Output Load(B)
(for t_{HZ}, t_{LZ}, t_{WHZ}, t_{OLZ} & t_{OHZ})

Dout   RL=50Ω
Zo=50Ω   30pF*   VL=1.5V (Vcc=3.3V)
VL=Vcc/2 (Vcc=2.5V or 1.8V)

Dout   Vcc   R1   R2   5pF*

Vcc	3.3V	2.5V	1.8V
R1	319Ω	1909Ω	13500Ω
R2	353Ω	1105Ω	10800Ω

* Including Scope and Jig Capacitance

Fig. 1

Overshoot Timing

20% t_{RC},t_{WC}(Min)

Vcc+1.0V
Vcc+0.5V
Vcc
V_{IL}

Undershoot Timing

V_{IH}
Vss
Vss-0.5V
Vss-1.0V

20% t_{RC},t_{WC}(Min)

Fig. 2

Functional Description (x8 Mode)

$\overline{CS}$	$\overline{WE}$	$\overline{OE}$	Mode	I/O Pin	Supply Current
H	X	X*	Not Select	High-Z	I_{SB}, I_{SB1}
L	H	H	Output Disable	High-Z	I_{CC}
L	H	L	Read	D_{OUT}	I_{CC}
L	L	X	Write	D_{IN}	I_{CC}

* X means Don't Care.

NETSOL

Functional Description (x16 Mode)

| $\overline{CS}$	$\overline{WE}$	$\overline{OE}$	$\overline{LB}$**	$\overline{UB}$**	Mode	I/O Pin		Supply Current
						I/O$_0$~I/O$_7$	I/O$_8$~I/O$_{15}$	
H	X	X*	X	X	Not Select	High-Z	High-Z	I$_{SB}$, I$_{SB1}$
L	H	H	X	X	Output Disable	High-Z	High-Z	I$_{CC}$
L	X	X	H	H		High-Z	High-Z	
L	H	L	L	H	Read	D$_{OUT}$	High-Z	I$_{CC}$
			H	L		High-Z	D$_{OUT}$	
			L	L		D$_{OUT}$	D$_{OUT}$	
L	L	X	L	H	Write	D$_{IN}$	High-Z	I$_{CC}$
			H	L		High-Z	D$_{IN}$	
			L	L		D$_{IN}$	D$_{IN}$	

* X means Don't Care.

Data Retention Characteristics* (T$_A$=0 to 70°C)

Parameter	Operating Vcc	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Vcc for Data Retention	2.4V ~ 3.6V	V$_{DR}$	$\overline{CS}$ ≥Vcc - 0.2V	2.0	-	3.6	V
	1.65V ~ 2.2V			1.5	-	3.6	
Data Retention Current	2.4V ~ 3.6V	I$_{DR}$	Vcc=2.0V $\overline{CS}$≥Vcc - 0.2V V$_{IN}$≥Vcc - 0.2V or V$_{IN}$≤0.2V	-	-	55	mA
	1.65V ~ 2.2V		Vcc=1.5V $\overline{CS}$≥Vcc - 0.2V V$_{IN}$≥Vcc - 0.2V or V$_{IN}$≤0.2V	-	-	55	
Data Retention Set-Up Time		t$_{SDR}$	See Data Retention Wave form(below)	0	-	-	ns
Recovery Time		t$_{RDR}$		5	-	-	ms

* The above parameters are also guaranteed at industrial temperature range.

Data Retention Wave Form

$\overline{CS}$ controlled

NETSOL

Read Cycle*

Parameter	Symbol	10ns		15ns		Unit
		Min	Max	Min	Max	
Read Cycle Time	t_{RC}	10	-	15	-	ns
Address Access Time	t_{AA}	-	10	-	15	ns
Chip Select to Output	t_{CO}	-	10	-	15	ns
Output Enable to Valid Output	t_{OE}	-	5	-	7	ns
$\overline{UB}$, $\overline{LB}$ Access Time **	t_{BA}	-	5	-	7	ns
Chip Enable to Low-Z Output	t_{LZ}	3	-	3	-	ns
Output Enable to Low-Z Output	t_{OLZ}	0	-	0	-	ns
$\overline{UB}$, $\overline{LB}$ Enable to Low-Z Output **	t_{BLZ}	0	-	0	-	ns
Chip Disable to High-Z Output	t_{HZ}	0	5	0	7	ns
Output Disable to High-Z Output	t_{OHZ}	0	5	0	7	ns
$\overline{UB}$, $\overline{LB}$ Disable to High-Z Output **	t_{BHZ}	0	5	0	7	ns
Output Hold from Address Change	t_{OH}	3	-	3	-	ns
Chip Selection to Power Up Time	t_{PU}	0	-	0	-	ns
Chip Selection to Power DownTime	t_{PD}	-	10	-	15	ns

* The above parameters are also guaranteed for industrial temperature range.

Write Cycle*

Parameter	Symbol	10ns		15ns		Unit
		Min	Max	Min	Max	
Write Cycle Time	t_{WC}	10	-	15	-	ns
Chip Select to End of Write	t_{CW}	7	-	12	-	ns
Address Set-up Time	t_{AS}	0	-	0	-	ns
Address Valid to End of Write	t_{AW}	7	-	12	-	ns
Write Pulse Width($\overline{OE}$ High)	t_{WP}	7	-	12	-	ns
Write Pulse Width($\overline{OE}$ Low)	t_{WP1}	10	-	15	-	ns
$\overline{UB}$, $\overline{LB}$ Valid to End of Write **	t_{BW}	7	-	12	-	ns
Write Recovery Time	t_{WR}	0	-	0	-	ns
Write to Output High-Z	t_{WHZ}	0	5	0	7	ns
Data to Write Time Overlap	t_{DW}	5	-	8	-	ns
Data Hold from Write Time	t_{DH}	0	-	0	-	ns
End of Write to Output Low-Z	t_{OW}	3	-	3	-	ns

* The above parameters are also guaranteed for industrial temperature range.

Timing Diagrams

Timing Waveform Of Read Cycle(1) (Address Controlled, $\overline{CS}=\overline{OE}=V_{IL}$, $\overline{WE}=V_{IH}$, $\overline{UB}$, $\overline{LB}=V_{IL}$ **)

** Those parameters are applied for x16 mode only.

### Timing Waveform Of Read Cycle(2) ($\overline{WE}=V_{IH}$)

NOTES(Read Cycle)

1. $\overline{WE}$ is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, t_{HZ}(Max.) is less than t_{LZ}(Min.) both for a given device and from device to device.
5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with $\overline{CS}=V_{IL}$.
7. Address valid prior to coincident with $\overline{CS}$ transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

** Those parameters are applied for x16 mode only.

Timing Waveform Of Write Cycle(1) ($\overline{OE}$ Clock)


** Those parameters are applied for x16 mode only.

## Timing Waveform Of Write Cycle(2) ($\overline{OE}$=Low fixed)

** Those parameters are applied for x16 mode only.

Timing Waveform Of Write Cycle(3) ($\overline{CS}$=Controlled)

** Those parameters are applied for x16 mode only.

Timing Waveform Of Write Cycle(4) ($\overline{UB}$, $\overline{LB}$ Controlled)


NOTES(Write Cycle)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low $\overline{CS}$,$\overline{WE}$,$\overline{LB}$ and $\overline{UB}$. A write begins at the latest transition $\overline{CS}$ going low and $\overline{WE}$ going low ;
   A write ends at the earliest transition $\overline{CS}$ going high or $\overline{WE}$ going high. t_{WP} is measured from the beginning of write to the end of write.
3. t_{CW} is measured from the later of $\overline{CS}$ going low to end of write.
4. t_{AS} is measured from the address valid to the beginning of write.
5. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as $\overline{CS}$ or $\overline{WE}$ going high.
6. If $\overline{OE}$, $\overline{CS}$ and $\overline{WE}$ are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output
   must not . be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If $\overline{CS}$ goes low simultaneously with $\overline{WE}$ going or after $\overline{WE}$ going low, the outputs remain high impedance state.
9. Dout is the read data of the new address.
10. When $\overline{CS}$ is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

** Those parameters are applied for x16 mode only.

NETSOL

Package Dimensions

48-FBGA

6mm x 8mm Body, 0.75mm Bump Pitch, 6 x 8 Ball Grid Array

Top View

Bottom View

Side View

Symbol	Value	Units	Note	Symbol	Value	Units	Note
A	6 ± 0.1	mm		**E**	0.75	mm	
B	8 ± 0.1	mm		**F**	5.25	mm	
C	1.1 ± 0.1	mm		**G**	3.75	mm	
D	0.25 ± 0.05	mm		**H**	0.35 ± 0.05	mm	

NETSOL