

32Mb Async. FAST SRAM Specification

NETSOL RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE.

Products and specifications discussed herein are for reference purposes only. All information discussed herein is provided on an "AS IS" basis, without warranties of any kind.

This document and all information discussed herein remain the sole and exclusive property of NETSOL. No license of any patent, copyright, mask work, trademark or any other intellectual property right is granted by one party to the other party under this document, by implication, estoppel or otherwise.

For updates or additional information about Netsol products, please contact to netsol@netsol.co.kr

Document Title

2Mx16 & 4Mx8 Bit Asynchronous FAST SRAM

Revision History

Rev. No.	History	Draft Date	Remark
1.0	Final spec release	Nov. 2013	Final
1.1	Correct Typo on Page 3	Nov. 2018	Final

S6R3216W1M
S6R3208W1M

32M Async FAST SRAM

2Mx16 & 4Mx8 Bit Asynchronous FAST SRAM

Features

- Fast Access Time : 10, 15ns(Max)
- CMOS Low Power Dissipation
 Standby (TTL) : 70mA (Max.)
 (CMOS) : 55mA (Max.)
 Operating : 120mA (10ns, Max.)
 100mA (15ns, Max.)
- Wide range of Power Supply
 - S6R32xxW1M : 1.65V ~ 3.6V Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation, No Clock or Refresh required
- Three State Outputs
- Data Byte Control(x16 Mode)
 LB : I/O0~ I/O7, UB : I/O8~ I/O15
- Standard 48FBGA Package pin configurations
- ROHS compliant
- Operating in Commercial and Industrial Temperature range


General Description

The S6R3216W1M and S6R3208W1M is a 33,578,432-bit high-speed Static Random Access Memory organized as 2M(4M) words by 16(8) bits. The S6R3216W1M (S6R3208W1M) uses 16(8) common input and output lines and have an output enable pin which operates faster than address access time at read cycle. And S6R3216W1M allows that lower and upper byte access by data byte control(UB, LB). The device is fabricated using advanced CMOS process,6-TR based cell technology and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The S6R3216W1M and S6R3208W1M are packaged in industry standard 48FBGA.


32Mb Asynchronous FAST SRAM Ordering Information

Density	Org.	Part Number	Vcc (V)	Speed		Package	TEMP
				tAA(ns)	tOE(ns)		
32Mb	2Mx16	S6R3216W1M-XC(I)10	2.5, 3.3	10	5	48 FBGA	C : Commercial Temperature I : Industrial Temperature
			1.8	15	7	48 FBGA	
	4Mx8	S6R3208W1M-XC(I)10	2.5, 3.3	10	5	48 FBGA	
			1.8	15	7	48 FBGA	

Logic Block Diagram - S6R3216W1M (2M x 16)



Logic Block Diagram - S6R3208W1M (4M x 8)



48FBGA - S6R3216W1M, 2Mx16 - Top View

PKG Pin Configurations

	1	2	3	4	5	6
A	$\overline{\text{LB}}$	$\overline{\text{OE}}$	A ₀	A ₁	A ₂	NC
B	I/O ₈	$\overline{\text{UB}}$	A ₃	A ₄	$\overline{\text{CS}}$	I/O ₀
C	I/O ₉	I/O ₁₀	A ₅	A ₆	I/O ₁	I/O ₂
D	V _{ss}	I/O ₁₁	A ₁₇	A ₇	I/O ₃	V _{cc}
E	V _{cc}	I/O ₁₂	NC	A ₁₆	I/O ₄	V _{ss}
F	I/O ₁₄	I/O ₁₃	A ₁₄	A ₁₅	I/O ₅	I/O ₆
G	I/O ₁₅	A ₂₀	A ₁₂	A ₁₃	$\overline{\text{WE}}$	I/O ₇
H	A ₁₈	A ₈	A ₉	A ₁₀	A ₁₁	A ₁₉

Pin Function

Pin Name	Pin Function
A ₀ - A ₂₀	Address Inputs
$\overline{\text{WE}}$	Write Enable
$\overline{\text{CS}}$	Chip Select
$\overline{\text{OE}}$	Output Enable
$\overline{\text{LB}}$	Lower-byte Control(I/O ₀ ~I/O ₇)
$\overline{\text{UB}}$	Upper-byte Control(I/O ₈ ~I/O ₁₅)
I/O ₀ ~ I/O ₁₅	Data Inputs/Outputs
V _{cc}	Power
V _{ss}	Ground
NC	No Connection

48FBGA - S6R3208W1M, 4Mx8 - Top View

PKG Pin Configurations

	1	2	3	4	5	6
A	NC	$\overline{\text{OE}}$	A ₀	A ₁	A ₂	NC
B	NC	NC	A ₃	A ₄	$\overline{\text{CS}}$	NC
C	I/O ₀	NC	A ₅	A ₆	NC	I/O ₄
D	V _{ss}	I/O ₁	A ₁₇	A ₇	I/O ₅	V _{cc}
E	V _{cc}	I/O ₂	A ₁₈	A ₁₆	I/O ₆	V _{ss}
F	I/O ₃	NC	A ₁₄	A ₁₅	NC	I/O ₇
G	NC	A ₂₁	A ₁₂	A ₁₃	$\overline{\text{WE}}$	NC
H	A ₁₉	A ₈	A ₉	A ₁₀	A ₁₁	A ₂₀

Pin Function

Pin Name	Pin Function
A ₀ - A ₂₁	Address Inputs
$\overline{\text{WE}}$	Write Enable
$\overline{\text{CS}}$	Chip Select
$\overline{\text{OE}}$	Output Enable
I/O ₀ ~ I/O ₇	Data Inputs/Outputs
V _{cc}	Power
V _{ss}	Ground
NC	No Connection

Absolute Maximum Ratings*

Parameter		Symbol	Rating	Unit
Voltage on Any Pin Relative to VSS		V _{IN} , V _{OUT}	-0.5 to V _{CC} +0.5V	V
Voltage on V _{CC} Supply		V _{IN} , V _{OUT}	-0.5 to 4.6	V
Power Dissipation		P _D	1.0	W
Storage Temperature		T _{STG}	-65 to 150	°C
Operating Temperature	Commercial	T _A	0 to 70	°C
	Industrial	T _A	-40 to 85	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended DC Operating Conditions* (T_A=0 to 70°C)

Parameter	Operating V _{CC} (V)	Symbol	Min	Typ	Max	Unit
Supply Voltage	2.4 ~ 3.6	V _{CC}	2.4	2.5/3.3	3.6	V
	1.65 ~ 2.2	V _{CC}	1.65	1.8	2.2	
Ground		V _{SS}	0	0	0	V
Input High Voltage	2.4 ~ 3.6	V _{IH}	2.0	-	V _{CC} +0.3	V
	1.65 ~ 2.2	V _{IH}	1.4	-	V _{CC} +0.2	
Input Low Voltage	2.4 ~ 3.6	V _{IL}	-0.3	-	0.7	V
	1.65 ~ 2.2	V _{IL}	-0.2	-	0.4	

* The above parameters are also guaranteed for industrial temperature range.

DC and Operating Characteristics*(TA=0 to 70°C)

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Input Leakage Current	ILI	VIN=VSS to VCC	-2	+2	μA	
Output Leakage Current	ILO	$\overline{CS}=V_{IH}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$ VOUT=VSS to VCC	-2	+2	μA	
Operating Current	ICC	Min. Cycle, 100% Duty CS=VIL, VIN=VIH or VIL, IOUT=0mA	10ns	-	120	mA
			15ns	-	100	
Standby Current	ISB	Min. Cycle, $\overline{CS}=V_{IH}$	-	70	mA	
	ISB1	f=0MHz, $\overline{CS} \geq V_{CC}-0.2V$, VIN ≥ VCC-0.2V or VIN ≤ 0.2V	-	55		
Output Low Voltage Level	VOL	VCC=3.0V, IOL=8mA (Case of Typical VCC=3.3V)	-	0.4	V	
		VCC=2.4V, IOL=1mA (Case of Typical VCC=2.5V)	-	0.4		
		VCC=1.65V, IOL=0.1mA (Case of Typical VCC=1.8V)	-	0.2		
Output High Voltage Level	VOH	VCC=3.0V, IOH=-4mA (Case of Typical VCC=3.3V)	2.4	-	V	
		VCC=2.4V, IOH=-1mA (Case of Typical VCC=2.5V)	1.8	-		
		VCC=1.65V, IOH=-0.1mA (Case of Typical VCC=1.8V)	1.4	-		

* The above parameters are also guaranteed for industrial temperature range.

Capacitance*(TA=25°C, f=1.0MHz)


Item	Symbol	Test Conditions	TYP	Max	Unit
Input/Output Capacitance	C _{I/O}	V _{I/O} =0V	-	12	pF
Input Capacitance	C _{IN}	V _{IN} =0V	-	10	pF

* Capacitance is sampled and not 100% tested.

Test Conditions*

Parameter	Value
Input Pulse Level	0 to 3.0V (Vcc=3.3V)
	0 to 2.5V (Vcc=2.5V)
	0 to 1.8V (Vcc=1.8V)
Input Rise and Fall Time	1V/1ns
Input and Output Timing Reference Levels	1.5V (Vcc=3.3V)
	1/2Vcc (Vcc= 1.8V or 2.5V)
Output Load	See Fig. 1


* The above parameters are also guaranteed at industrial temperature range.



* Including Scope and Jig Capacitance

Fig. 1

Overshoot Timing



Undershoot Timing




Fig. 2

Functional Description (x8 Mode)

$\overline{\text{CS}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	Mode	I/O Pin	Supply Current
H	X	X*	Not Select	High-Z	ISB, ISB1
L	H	H	Output Disable	High-Z	Icc
L	H	L	Read	DOUT	Icc
L	L	X	Write	DIN	Icc

* X means Don't Care.

Functional Description (x16 Mode)

\overline{CS}	\overline{WE}	\overline{OE}	\overline{LB}^{**}	\overline{UB}^{**}	Mode	I/O Pin		Supply Current
						I/O ₀ ~I/O ₇	I/O ₈ ~I/O ₁₅	
H	X	X*	X	X	Not Select	High-Z	High-Z	I _{SB} , I _{SB1}
L	H	H	X	X	Output Disable	High-Z	High-Z	I _{CC}
L	X	X	H	H				
L	H	L	L	H	Read	DOUT	High-Z	I _{CC}
			H	L		High-Z	DOUT	
			L	L		DOUT	DOUT	
L	L	X	L	H	Write	DIN	High-Z	I _{CC}
			H	L		High-Z	DIN	
			L	L		DIN	DIN	


* X means Don't Care.

Data Retention Characteristics* (T_A=0 to 70°C)

Parameter	Operating V _{CC}	Symbol	Test Condition	Min.	Typ.	Max.	Unit
V _{CC} for Data Retention	2.4V ~ 3.6V	V _{DR}	$\overline{CS} \geq V_{CC} - 0.2V$	2.0	-	3.6	V
	1.65V ~ 2.2V			1.5	-	3.6	
Data Retention Current	2.4V ~ 3.6V	I _{DR}	V _{CC} =2.0V $\overline{CS} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$	-	-	55	mA
	1.65V ~ 2.2V		V _{CC} =1.5V $\overline{CS} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$	-	-	55	
Data Retention Set-Up Time		t _{SDR}	See Data Retention	0	-	-	ns
Recovery Time		t _{RDR}	Wave form(below)	5	-	-	ms

* The above parameters are also guaranteed at industrial temperature range.

Data Retention Wave Form



Read Cycle*

Parameter	Symbol	10ns		15ns		Unit
		Min	Max	Min	Max	
Read Cycle Time	t _{RC}	10	-	15	-	ns
Address Access Time	t _{AA}	-	10	-	15	ns
Chip Select to Output	t _{CO}	-	10	-	15	ns
Output Enable to Valid Output	t _{OE}	-	5	-	7	ns
\overline{UB} , \overline{LB} Access Time **	t _{BA}	-	5	-	7	ns
Chip Enable to Low-Z Output	t _{LZ}	3	-	3	-	ns
Output Enable to Low-Z Output	t _{OLZ}	0	-	0	-	ns
\overline{UB} , \overline{LB} Enable to Low-Z Output **	t _{BLZ}	0	-	0	-	ns
Chip Disable to High-Z Output	t _{HZ}	0	5	0	7	ns
Output Disable to High-Z Output	t _{OHZ}	0	5	0	7	ns
\overline{UB} , \overline{LB} Disable to High-Z Output **	t _{BHZ}	0	5	0	7	ns
Output Hold from Address Change	t _{OH}	3	-	3	-	ns
Chip Selection to Power Up Time	t _{PU}	0	-	0	-	ns
Chip Selection to Power DownTime	t _{PD}	-	10	-	15	ns

* The above parameters are also guaranteed for industrial temperature range.


Write Cycle*

Parameter	Symbol	10ns		15ns		Unit
		Min	Max	Min	Max	
Write Cycle Time	t _{WC}	10	-	15	-	ns
Chip Select to End of Write	t _{CW}	7	-	12	-	ns
Address Set-up Time	t _{AS}	0	-	0	-	ns
Address Valid to End of Write	t _{AW}	7	-	12	-	ns
Write Pulse Width(\overline{OE} High)	t _{WP}	7	-	12	-	ns
Write Pulse Width(\overline{OE} Low)	t _{WP1}	10	-	15	-	ns
\overline{UB} , \overline{LB} Valid to End of Write **	t _{BW}	7	-	12	-	ns
Write Recovery Time	t _{WR}	0	-	0	-	ns
Write to Output High-Z	t _{WHZ}	0	5	0	7	ns
Data to Write Time Overlap	t _{DW}	5	-	8	-	ns
Data Hold from Write Time	t _{DH}	0	-	0	-	ns
End of Write to Output Low-Z	t _{OW}	3	-	3	-	ns

* The above parameters are also guaranteed for industrial temperature range.


Timing Diagrams

Timing Waveform Of Read Cycle(1) (Address Controlled, $\overline{CS}=\overline{OE}=V_{IL}$, $\overline{WE}=V_{IH}$, \overline{UB} , $\overline{LB}=V_{IL}$ **)



** Those parameters are applied for x16 mode only.

Timing Waveform Of Read Cycle(2) ($\overline{WE}=V_{IH}$)




NOTES(Read Cycle)

1. \overline{WE} is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. t_{hz} and t_{ohz} are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, $t_{hz}(\text{Max.})$ is less than $t_{LZ}(\text{Min.})$ both for a given device and from device to device.
5. Transition is measured $\pm 200\text{mV}$ from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with $\overline{CS}=V_{IL}$.
7. Address valid prior to coincident with \overline{CS} transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.


** Those parameters are applied for x16 mode only.

Timing Waveform Of Write Cycle(1) (\overline{OE} Clock)




** Those parameters are applied for x16 mode only.

Timing Waveform Of Write Cycle(2) (\overline{OE} =Low fixed)




** Those parameters are applied for x16 mode only.

Timing Waveform Of Write Cycle(3) (\overline{CS} =Controlled)



** Those parameters are applied for x16 mode only.

Timing Waveform Of Write Cycle(4) (\overline{UB} , \overline{LB} Controlled)



NOTES(Write Cycle)


1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low \overline{CS} , \overline{WE} , \overline{LB} and \overline{UB} . A write begins at the latest transition \overline{CS} going low and \overline{WE} going low ; A write ends at the earliest transition \overline{CS} going high or \overline{WE} going high. t_{WP} is measured from the beginning of write to the end of write.
3. t_{CW} is measured from the later of \overline{CS} going low to end of write.
4. t_{AS} is measured from the address valid to the beginning of write.
5. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as \overline{CS} or \overline{WE} going high.
6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If \overline{CS} goes low simultaneously with \overline{WE} going or after \overline{WE} going low, the outputs remain high impedance state.
9. D_{out} is the read data of the new address.
10. When \overline{CS} is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

** Those parameters are applied for x16 mode only.

Package Dimensions

48-FBGA

6mm x 8mm Body, 0.75mm Bump Pitch, 6 x 8 Ball Grid Array



Symbol	Value	Units	Note	Symbol	Value	Units	Note
A	6 ± 0.1	mm		E	0.75	mm	
B	8 ± 0.1	mm		F	5.25	mm	
C	1.1 ± 0.1	mm		G	3.75	mm	
D	0.25 ± 0.05	mm		H	0.35 ± 0.05	mm	