



# **32Mb Async. FAST SRAM B-die**

---

**Asynchronous FAST SRAM**

**1.65V ~ 3.6V**

- **S6R3216W1B**

**Datasheet**

## Features

- Fast Access Time : 10ns, 12ns
- Wide range of Power Supply  
- 1.65V ~ 3.6V
- TTL Compatible Inputs and Outputs
- Three State Outputs
- Data Byte Control(x16 Mode)  
 $\overline{LB}$  : I/O7~ I/O0,  $\overline{UB}$  : I/O15~ I/O8
- Standard 48FBGA and 48TSOP1 Package
- ROHS compliant
- Operating in Industrial Temperature range

## Performance

Operation	Symbol	Typical Value			Unit
		3.3V	2.5V	1.8V	
Read Cycle Time	$t_{RC}$	10(min.)	10(min.)	12(min.)	ns
Address Access Time	$t_{AA}$	10(min.)	10(min.)	12(min.)	ns
Write Cycle Time	$t_{WC}$	10(min.)	10(min.)	12(min.)	ns
Standby Current	$I_{SB1}$	10.0	10.0	10.0	mA
Operating Current	$I_{CC}$	45	45	43	mA

## Table of contents

<b>Features</b> .....	<b>2</b>
<b>Performance</b> .....	<b>2</b>
<b>Table of contents</b> .....	<b>3</b>
<b>General Description</b> .....	<b>4</b>
Asynchronous FAST SRAM Ordering Information .....	4
Logic Block Diagram – S6R3216W1B (2M x16) .....	5
48TSOP1 Package Pin Configuration (Top View) – S6R3216W1B (2M x16) .....	5
48FBGA Package Pin Configuration (Top View) – S6R3216W1B (2M x16).....	6
Absolute Maximum Ratings.....	6
Recommended DC Operating Conditions.....	7
DC and Operating Characteristics .....	7
Pin Capacitance.....	8
Test Conditions .....	8
Functional Description (x16 Mode) .....	9
Data Retention Characteristics.....	9
Data Retention Wave Form (CS Controlled) .....	9
<b>AC Timing Parameters</b> .....	<b>10</b>
Read Cycle .....	10
Write Cycle.....	10
<b>Timing Diagrams</b> .....	<b>11</b>
Timing Waveform of Read Cycle(1) .....	11
Timing Waveform of Read Cycle(2) .....	11
Timing Waveform of Write Cycle(1).....	12
Timing Waveform of Write Cycle(2).....	12
Timing Waveform of Write Cycle(3).....	13
Timing Waveform of Write Cycle(4).....	13
<b>Package Dimensions</b> .....	<b>14</b>
48-TSOP1 .....	14
48FBGA .....	15
<b>Revision History</b> .....	<b>16</b>

## General Description

The S6R3216W1B is a 33,578,432-bit high-speed Static Random Access Memory organized as 2M words by 16 bits. The S6R3216W1B uses 16 common input and output lines and have an output enable pin which operates faster than address access time at read cycle.



And S6R3216W1B allows that lower and upper byte access by data byte control( $\overline{LB}$ ,  $\overline{UB}$ ). The device is fabricated using advanced CMOS process, 6-TR based cell technology and designed for high-speed circuit technology.

It is particularly well suited for use in high-reliable and high-speed system applications.

The S6R3216W1B is packaged in 48 Ball FBGA and 48TSOP1.

## Asynchronous FAST SRAM Ordering Information

Density	Org.	Part Number	Vcc(V)	Speed (ns)		Package	Temperature
				tAA	tOE		
32Mb	2M x16	S6R3216W1B-XI10	3.3	10	5	48FBGA	Industrial Temperature
			2.5	10	5		
			1.8	12	6		
		S6R3216W1B-YI10	3.3	10	5	48TSOP1	
			2.5	10	5		
			1.8	12	6		

**Logic Block Diagram – S6R3216W1B (2M x16)**

**48TSOP1 Package Pin Configuration (Top View) – S6R3216W1B (2M x16)**




### Recommended DC Operating Conditions

Parameter	Operating Vcc(V)	Symbol	Min.	Typ.	Max.	Units
Vcc Supply Voltage	2.3 ~ 3.6	Vcc	2.3	2.5/3.3	3.6	V
	1.65 ~ 2.2	Vcc	1.65	1.8	2.2	V
Ground		Vss	0	0	0	V
Input High Voltage	2.3 ~ 3.6	V <sub>IH</sub>	2.0	-	Vcc+0.3	V
	1.65 ~ 2.2	V <sub>IH</sub>	1.4	-	Vcc+0.2	V
Input Low Voltage	2.3 ~ 3.6	V <sub>IL</sub>	-0.3	-	0.7	V
	1.65 ~ 2.2	V <sub>IL</sub>	-0.2	-	0.4	V

### DC and Operating Characteristics

Parameters	Symbol	Test Conditions	Min	Typ	Max	Unit	
Input Leakage Current	I <sub>LI</sub>	V <sub>IN</sub> = V <sub>SS</sub> to V <sub>CC</sub>	-2	-	+2	uA	
Output Leakage Current	I <sub>LO</sub>	$\overline{CS}=V_{IH}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$ V <sub>OUT</sub> = V <sub>SS</sub> to V <sub>CC</sub>	-2	-	+2	uA	
Operating Current	I <sub>CC</sub>	V <sub>CC</sub> (max), f=f <sub>max</sub> , I <sub>OUT</sub> =0mA V <sub>IN</sub> ≥V <sub>CC</sub> -0.2V or V <sub>IN</sub> ≤0.2V	10ns	-	45	80	mA
			12ns	-	43	76	
Standby Current	I <sub>SB</sub>	V <sub>CC</sub> (max), f=f <sub>max</sub> , $\overline{CS} \geq V_{IH}$	-	-	60	mA	
	I <sub>SB1</sub>	V <sub>CC</sub> (max), f=0, $\overline{CS} \geq V_{CC}-0.2V$ V <sub>IN</sub> ≥V <sub>CC</sub> -0.2V or V <sub>IN</sub> ≤0.2V	-	10	36		
Output Low Voltage	V <sub>OL</sub>	V <sub>CC</sub> =3.0V, I <sub>OL</sub> =8mA	-	-	0.4	V	
		V <sub>CC</sub> =2.4V, I <sub>OL</sub> =1mA	-	-	0.4		
		V <sub>CC</sub> =1.65V, I <sub>OL</sub> =0.1mA	-	-	0.2		
Output High Voltage	V <sub>OH</sub>	V <sub>CC</sub> =3.0V, I <sub>OH</sub> =-4mA	2.4	-	-	V	
		V <sub>CC</sub> =2.4V, I <sub>OH</sub> =-1mA	1.8	-	-		
		V <sub>CC</sub> =1.65V, I <sub>OH</sub> =-0.1mA	1.4	-	-		

## Pin Capacitance


Item	Symbol	Test Conditions	Typ	Max	Unit
Input/Output Capacitance	$C_{I/O}$	$V_{I/O}=0V$	-	16	pF
Input Capacitance	$C_{IN}$	$V_{IN}=0V$	-	14	pF

\*  $T_A=25^{\circ}C$ ,  $f=1.0MHz$ , Capacitance is sampled and not 100% tested.

## Test Conditions


Parameter	Value
Input Pulse Level	0 to 3.0V ( $V_{CC}=3.3V$ )
	0 to 2.5V ( $V_{CC}=2.5V$ )
	0 to 1.8V ( $V_{CC}=1.8V$ )
Input Rise and Fall Time	1V/1ns
Input and Output Timing Reference Levels	1.5V ( $V_{CC}=3.3V$ )
	$1/2V_{CC}$ ( $V_{CC}=2.5V$ or $1.8V$ )
Output Load	See Fig. 1

Output Load (A)



Output Load(B)

(for tHZ, tLZ, tWHZ, tOLZ & tOHZ )



<b>Vcc</b>	3.3V	2.5V	1.8V
<b>R1</b>	319Ω	1909Ω	13500Ω
<b>R2</b>	353Ω	1105Ω	10800Ω

\* Including Scope and Jig Capacitance



### Functional Description (x16 Mode)


CS	WE	OE	LB	UB	Modes	DQ Pins		Supply Current
						DQ <sub>7</sub> ~DQ <sub>0</sub>	DQ <sub>15</sub> ~DQ <sub>8</sub>	
H	X	X*	X	X	Not Selected	High-Z	High-Z	I <sub>SB</sub> , I <sub>SB1</sub>
L	H	H	X	X	Output Disable	High-Z	High-Z	I <sub>CC</sub>
L	X	X	H	H				
L	H	L	L	H	Read	Dout	High-Z	I <sub>CC</sub>
			H	L		High-Z	Dout	
			L	L		Dout	Dout	
L	L	X	L	H	Write	Din	High-Z	I <sub>CC</sub>
			H	L		High-Z	Din	
			L	L		Din	Din	

\* X means Don't Care.

### Data Retention Characteristics

Parameter	Operating V <sub>CC</sub> (V)	Symbol	Test Condition	Min.	Typ.	Max.	Unit
V <sub>CC</sub> for Data Retention	2.5/3.3	V <sub>DR</sub>	$\overline{CS} \geq V_{CC} - 0.2V$	2.0	-	-	V
	1.8			1.5	-	-	
Data Retention Current	2.5/3.3	I <sub>DR</sub>	V <sub>CC</sub> =2.0V $\overline{CS} \geq V_{CC} - 0.2V$ V <sub>IN</sub> ≥ V <sub>CC</sub> -0.2V or V <sub>IN</sub> ≤ 0.2V	-	10	36	mA
	1.8			-	10	36	
Data Retention Set-Up Time		t <sub>SDR</sub>	See Data Retention	0	-	-	ns
Recovery Time		t <sub>RDR</sub>	Wave form(below)	1	-	-	ms

### Data Retention Wave Form ( $\overline{CS}$ Controlled)



## AC Timing Parameters

### Read Cycle

Parameter	Symbol	10ns		12ns		Units
		Min.	Max.	Min.	Max.	
Read Cycle Time	$t_{RC}$	10	-	12	-	ns
Address Access Time	$t_{AA}$	-	10	-	12	ns
Chip Enable to Output	$t_{CO}$	-	10	-	12	ns
Output Enable to Valid Output	$t_{OE}$	-	5	-	6	ns
$\overline{UB}$ , $\overline{LB}$ Access Time <sup>1)</sup>	$t_{BA}$	-	5	-	6	ns
Chip Enable to Low-Z Output	$t_{LZ}$	3	-	3	-	ns
Output Enable to Low-Z Output	$t_{OLZ}$	0	-	0	-	ns
$\overline{UB}$ , $\overline{LB}$ Enable to Low-Z Output <sup>1)</sup>	$t_{BLZ}$	0	-	0	-	ns
Chip Disable to High-Z Output	$t_{HZ}$	0	5	0	6	ns
Output Disable to High-Z Output	$t_{OHZ}$	0	5	0	6	ns
$\overline{UB}$ , $\overline{LB}$ Disable to High-Z Output <sup>1)</sup>	$t_{BHZ}$	0	5	0	6	ns
Output Hold from Address Change	$t_{OH}$	3	-	3	-	ns
Chip Selection to Power Up Time	$t_{PU}$	0	-	0	-	ns
Chip Selection to Power Down Time	$t_{PD}$	-	10	-	12	ns

**Notes:**

1. Those parameters are applied for x16 mode only.

### Write Cycle


Parameter	Symbol	10ns		12ns		Units
		Min.	Max.	Min.	Max.	
Write Cycle Time	$t_{WC}$	10	-	12	-	ns
Chip Enable to End of Write	$t_{CW}$	7	-	9	-	ns
Address Set-up Time	$t_{AS}$	0	-	0	-	ns
Address Valid to End of Write	$t_{AW}$	7	-	9	-	ns
Write Pulse Width ( $\overline{OE}$ High)	$t_{WP}$	7	-	9	-	ns
Write Pulse Width ( $\overline{OE}$ Low)	$t_{WP1}$	10	-	12	-	ns
$\overline{UB}$ , $\overline{LB}$ Valid to End of Write <sup>1)</sup>	$t_{BW}$	7	-	9	-	ns
Write Recovery Time	$t_{WR}$	0	-	0	-	ns
Write to Output High-Z	$t_{WHZ}$	0	5	0	6	ns
Data to Write Time Overlap	$t_{DW}$	5	-	7	-	ns
Data Hold from Write Time	$t_{DH}$	0	-	0	-	ns
End of Write to Output Low-Z	$t_{OW}$	3	-	3	-	ns

**Notes:**

1. Those parameters are applied for x16 mode only.


## Timing Diagrams

### Timing Waveform of Read Cycle(1) (Address Controlled, $\overline{CS} = \overline{OE} = VIL$ , $\overline{WE} = VIH$ , $\overline{UB}$ , $\overline{LB} = VIL$ <sup>1)</sup>)


**Notes:**


1. Those parameters are applied for x16 mode only.

### Timing Waveform of Read Cycle(2) ( $\overline{WE} = VIH$ )



**Notes (Read Cycle)**

1.  $\overline{WE}$  is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VOH or VOL levels.
4. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device.
5. Transition is measured  $\pm 200mV$  from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with  $\overline{CS} = VIL$ .
7. Address valid prior to coincident with  $\overline{CS}$  transition low.
8. For common DQ applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

\*\* Those parameters are applied for x16 mode only.


**Timing Waveform of Write Cycle(1) (  $\overline{OE}$  Clock )**


\*\* Those parameters are applied for x16 mode only.

**Timing Waveform of Write Cycle(2) (  $\overline{OE}$  = Low Fix )**



\*\* Those parameters are applied for x16 mode only.

### Timing Waveform of Write Cycle(3) ( $\overline{CS}$ Controlled)



\*\* Those parameters are applied for x16 mode only.

### Timing Waveform of Write Cycle(4) ( $\overline{UB}$ , $\overline{LB}$ Controlled)




#### Notes (Write Cycle)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low  $\overline{CS}$ ,  $\overline{WE}$ ,  $\overline{LB}$  and  $\overline{UB}$ . A write begins at the latest transition  $\overline{CS}$  going low and  $\overline{WE}$  going low ; A write ends at the earliest transition  $\overline{CS}$  going high or  $\overline{WE}$  going high.  $tWP$  is measured from the beginning of write to the end of write.
3.  $t_{cw}$  is measured from the later of  $\overline{CS}$  going low to end of write.
4.  $t_{as}$  is measured from the address valid to the beginning of write.
5.  $t_{wr}$  is measured from the end of write to the address change.  $t_{wr}$  applied in case a write ends as  $\overline{CS}$  or  $\overline{WE}$  going high.
6. If  $\overline{OE}$ ,  $\overline{CS}$  and  $\overline{WE}$  are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If  $\overline{CS}$  goes low simultaneously with  $\overline{WE}$  going or after  $\overline{WE}$  going low, the outputs remain high impedance state.
9.  $D_{out}$  is the read data of the new address.
10. When  $\overline{CS}$  is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

\*\* Those parameters are applied for x16 mode only.


# Package Dimensions

## 48-TSOP1



48FBGA

6mm x 8mm Body, 0.75mm Bump Pitch, 6 x 8 Ball Grid Array



Symbol	Value	Units	Note	Symbol	Value	Units	Note
<b>A</b>	6 ± 0.1	mm		<b>E</b>	0.75	mm	
<b>B</b>	8 ± 0.1	mm		<b>F</b>	5.25	mm	
<b>C</b>	1.1 ± 0.1	mm		<b>G</b>	3.75	mm	
<b>D</b>	0.25 ± 0.05	mm		<b>H</b>	0.35 ± 0.05	mm	

## Revision History

<b>Revision</b>	<b>Date</b>	<b>Description</b>
0.0	Aug. 2023	Initial Release, Preliminary
1.0	Jun. 2024	1. Remove Preliminary status 2. Update DC Characteristics
1.1	Sep. 2024	Add 48TSOP1 package

\* Products and specifications discussed herein are subject to change by Netsol without notice.